CorePool Homepage
FHG_USBEHC2

FHG_USBEHC2

Universal Serial Bus 2.0 Host IP for embedded applications

This IP is also available as a standard product

Please ask for details.

Purpose

The FHG_USBEHC2 is an USB embedded (standalone) host controller for use with 16/32-bit microprocessors. It is fully compliant with USB 2.0 specification and enables the development of a high-speed capable host systems for embedded applications. Its parameter set enables the designer to enhance the USB host interface and to tailor it to the applications needs.

Features

  • Synthesizable, high-speed capable USB host core compliant to USB specification 2.0
  • Generic 16/32 bit microcontroller interface
  • Scalable number of pipes, up to 16/32 pipes are supported
  • Configurable to support all transfer types (control, interrupt, isochronous, bulk and split transfers)
  • Scalable number of downstream ports (max. 16)
  • UTMI compliant interface (USB Transceiver Macrocell Interface)
  • Dual port RAM interface
  • Supports large buffer management
  • Ease of use programming interface
  • Technology independent (FPGA and ASIC)

Documentation

Please ask for details.

Design Kit

  • Technology independent implementation as Synopsys Design Ware component
  • VHDL precompiled simulation models
  • VHDL/Verilog USB 2.0 compliance test suite
  • Synthesis scripts
  • Other tool support on request

Design Support, Netlist Synthesis Service and Consulting available.

Requirements

  • Simulation
    • VHDL IEEE-1076 Simulator
    • Verilog IEEE-1364 Simulator, netlist only
  • Synthesis
    • Synopsys Design Compiler

Terms & Conditions

Details


| Imprint | Data Security | Copyright © 1998-2004 Fraunhofer Gesellschaft | Fraunhofer IIS |
For Questions, Comments or Suggestions: info@CorePool.com