CorePool Homepage
FHG_USBEHC

FHG_USBEHC

Universal Serial Bus Host IP for embedded applications

This IP is also available as a standard product

Please ask for details.

Purpose

The FHG_USBEHC is an USB embedded (standalone) host controller for use with 16/32-bit microprocessors. It is fully compliant with USB 1.1 specification. Its parameter set enables the designer to enhance the USB host interface and to tailor it to the applications needs.

Features

  • Synthesizable USB host core compliant to USB specification 1.1
  • Generic 16/32 bit microcontroller interface
  • Scalable number of pipes, up to 16 pipes are supported
  • Full and low speed support
  • Supports all transfer types (control, interrupt, isochronous, bulk)
  • Supports the maximum packet size for every transfer type
  • Scalable memory size
  • One upstream port
  • Ease of use programming interface
  • Technology independent (FPGA and ASIC)
  • Silicon proven in several projects

Documentation

Please ask for details.

Design Kit

  • Technology independent implementation as Synopsys Design Ware component
  • VHDL precompiled simulation models
  • VHDL/Verilog USB 1.1 compliance test suite
  • Synthesis scripts
  • Other tool support on request

Design Support, Netlist Synthesis Service and Consulting available.

Requirements

  • Simulation
    • VHDL IEEE-1076 Simulator
    • Verilog IEEE-1364 Simulator, netlist only
  • Synthesis
    • Synopsys Design Compiler

Terms & Conditions

Details


| Imprint | Data Security | Copyright © 1998-2004 Fraunhofer Gesellschaft | Fraunhofer IIS |
For Questions, Comments or Suggestions: info@CorePool.com