CorePool Homepage
FHG_1394LINK

FHG_1394LINK

IEEE 1394 (Firewire) Link Layer IP

Purpose

The FHG_1394LINK is an IEEE 1394 link layer core for use with 32-bit microprocessors. It is fully compliant with IEEE 1394-1995 and IEEE 1394a specification. Its parameter set enables the designer to enhance the FireWire interface and to tailor it to the applications needs.

Features

  • Synthesizable IEEE 1394 core compliant to IEEE 1394-1995 and IEEE 1394a
  • Generic 32 Bit Microcontroller Interface
  • Support of 100, 200 and 400 Mb/s Transfer Rates
  • Provides full Link Layer and several Transaction Layer Functions
  • Supports Asynchronous and Isochronous Transfers, Including Multichannel Isochronous Transmit and Receive
  • Performs 32-bit CRC Generation and Checking
  • Cycle Master Capable
  • Scalable FIFO RAM Sizes
  • FIFO sizes configurable during runtime
  • Intelligent FIFO Implementation simplifying Transaction Retry
  • Technology independent (FPGA and ASIC)
  • Silicon proven in several projects

Documentation

Please ask for details.

Design Kit

  • Technology independent implementation as Synopsys Design Ware component
  • VHDL precompiled simulation models
  • VHDL/Verilog 1394 compliance test suite
  • Synthesis scripts
  • Other tool support on request

Design Support, Netlist Synthesis Service and Consulting available.

Requirements

  • Simulation
    • VHDL IEEE-1076 Simulator
    • Verilog IEEE-1364 Simulator
  • Synthesis
    • Synopsys Design Compiler

Terms & Conditions

Details


| Imprint | Data Security | Copyright © 1998-2004 Fraunhofer Gesellschaft | Fraunhofer IIS |
For Questions, Comments or Suggestions: info@CorePool.com