CorePool Homepage
FHG_MP3DEC

FHG_MP3DEC

FHG MP3 Decoder Software

Purpose

The MPEG 1/2 Layer 3 (MP3) decoder offered as CorePool software IP for the audio platform is designed to fulfill the requirements for a "Full Layer 3 ISO/IEC 11172-3 audio decoder" as laid down in ISO/IEC 11172-4. The decoder incorporates Fraunhofer IIS's distinct knowledge in high quality audio coding as it is based on Fraunhofer IIS's fixed point reference decoder. It passes the conformance testing procedure defined in ISO/IEC 11172-4, Section 2.6.3

Features

  • Runs on the ARCtangentTM-A4 microprocessor core (backward compatible to ARC3)
  • Layer 3 ISO/IEC 11172-3 audio decoder
  • High ("un-limited") accuracy
  • Supports stereo, joint stereo, dual and single channel audio streams
  • Bit rates from 8 to 320 kbits/s (MPEG 1, MPEG 2 and FhG proprietary extensions)
  • Sampling frequencies from 8 to 48 kSamples (MPEG 1, MPEG 2 and FhG proprietary extensions)
  • Supports "free format" bit streams
  • Modular software design
  • Configurable and adaptable for various system requirements
  • Passes conformance tests based on ISO/IEC 11172-4

This IP shares a common set of target specific functionality and drivers with other CorePool software IPs for the audio platform. This requires minimum initial adaption of these drivers to the target system and enables the system integrator to switch between - or to support - multiple audio standards.

Documentation

For download:

FHG_MP3DEC documentation (Adobe® Acrobat v3.0 PDF file) 100 kB

If you don't have Adobe® Acrobat Reader you can download it.

  • Detailed Hardware and Memory Requirements (coming soon)
  • Background Information on Software Architecture (coming soon)

Design Kit

  • The core audio decoder as precompiled object code
  • The framework configuration / adaptation layer as source code
  • IO drivers (basic input / output, demonstrated by using file IO) as source code
  • Sample scripts to compile and link an executable program.
  • Executable demo application
  • Documentation for the software
  • List of recommended and required hardware extensions of the ARC processor

Design Support (Hardware and Software) and System Integration available.

Requirements

  • Hardware based on ARCtangentTM-A4 or ARC3 processor
  • MetaWare tool set for the ARC processor (V4.3 or later)

Terms & Conditions

Details


| Imprint | Data Security | Copyright © 1998-2004 Fraunhofer Gesellschaft | Fraunhofer IIS |
For Questions, Comments or Suggestions: info@CorePool.com